Talk:Charge-pump phase-locked loop
![]() | This article is rated C-class on Wikipedia's content assessment scale. It is of interest to the following WikiProjects: | |||||||||||||||||
|
The pull-in range (capture range, acquisition range) of CP-PLL
F. Gardner, in the conclusion of his pioneering work[1]: 1856 , conjectured that "transient response of practical charge-pump PLL's can be expected to be nearly the same as the response of the equivalent classical PLL."
By analogy with the Egan conjecture on the pull-in range of type 2 APLL, Amr M. Fahim noted about CP-PLL that [2]: 6 "in order to have an infinite capture range, an active filter must be used for the loop filter".
B. Razavi noted regarding the CP-PLL that "We wish to develop a PLL that locks regardless of the initial value of the output frequency. Such a PLL would have an acquisition range equal to the VCO tuning range, with no limitations imposed by the loop bandwidth" and "The PFD concept eliminates the trade-off between the acquisition range and the loop bandwidth."[3]: 224, 226 , and that "the combination of a PFD and a charge pump offers two important advantages ... 1) the capture range is only limited by the VCO output frequency range"[4]: 29 .
In the book[5]: 32 it is noted that "The charge-pump PLL has two poles at the origin (type-II) in its open-loop transfer function. It locks faster and its static phase error is zero if mismatches and leakages are negligible. Moreover, its capture range is only limited by its VCO tuning range".
nk (talk) 05:54, 3 October 2020 (UTC)
References
- ^ F. Gardner (1980). "Charge-pump phase-lock loops". IEEE Transactions on communications. 28 (11): 1849–1858.
- ^ Fahim, Amr M. (2005). Clock Generators for SOC Processors: Circuits and Architecture. Boston-Dordrecht-London: Kluwer Academic Publishers.
- ^ Razavi, Behzad (2020). Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level. Cambridge: Cambridge University Press.
- ^ Razavi, Behzad (1996). Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design. New York: John Wiley & Sons.
- ^ Keliu, Shu; Sanchez-Sinencio, Edgar (2005). CMOS PLL Synthesizers: Analysis and Design. New York: Springer Science & Business Media.
Gardner approximation
Gardner’s analysis is based on the following approximation: time interval on which PFD has non-zero state on each period of reference signal is
Then averaged output of charge-pump PFD is
with corresponding transfer function
Using filter transfer function and VCO transfer function one gets Gardner's linear approximated average model of second-order CP-PLL
"In some sense, the loop operates on sampled basis and not as a straightforward continuous-time circuit. A sampled system almost always has more stability problems than arise in continuous-time systems. In particular, ananalog, second-order PLL is unconditionally stable for any value of loop gain, but the sampled equivalent will go unstable if the gain is made too large."[1]
--Marat Yuldashev 12:21, 8 June 2020 (UTC)
Hold-in range of CP-PLL
Gardner's estimate[1] of local stability (hold-in range):
plus VCO overload condition
According to Gardner "for any practical circuit" VCO overload condition dominates local stability one. — Preceding unsigned comment added by Maratyv (talk • contribs) 20:58, 4 June 2020 (UTC)