File:Logic block pins.svg

Page contents not supported in other languages.
This is a file from the Wikimedia Commons
Source: Wikipedia, the free encyclopedia.

Original file(SVG file, nominally 205 × 185 pixels, file size: 6 KB)

Summary

An example of the connections of an FPGA logic block.

Source

Created by User:Joelholdsworth in Inkscape. This image is inelligable for copyright.


 
This W3C-unspecified vector image was created with Inkscape .

Licensing

This work is ineligible for copyright and therefore in the public domain because it consists entirely of information that is common property and contains no original authorship.

Image:Logic block pins.gif

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current16:39, 1 March 2007Thumbnail for version as of 16:39, 1 March 2007205 × 185 (6 KB)Joelholdsworth~commonswiki==Summary== An example of the connections of an FPGA logic block. ==Source== Created by User:Joelholdsworth in Inkscape. Use of this work which I have created is allowed under the terms of the GFDL license. {{Created with Inkscape}} ==License== {{GFD
16:35, 1 March 2007Thumbnail for version as of 16:35, 1 March 2007205 × 185 (6 KB)Joelholdsworth~commonswiki==Summary== An example of the connections of an FPGA logic block. ==Source== Created by User:Joelholdsworth in Inkscape. Use of this work which I have created is allowed under the terms of the GFDL license. {{Created with Inkscape}} ==License== {{
The following pages on the English Wikipedia use this file (pages on other projects are not listed):

Global file usage

The following other wikis use this file: